抽象的

Low Power Area-Efficient Adiabatic Vedic Multiplier

K.Narendra , Sagara Pandu

In this paper, we describe adiabatic Vedic multiplier using efficient charge recovery logic (ECRL). Today Power dissipation minimization is the basic principle in making any electronic product portable. Even though there has been a decrease in circuit operating voltages, significant power is lost in switching elements (transistors). With adiabatic logic most of the energy is restored to the source instead of dissipating as heat. Proposed work focuses on the design of low power and area-efficient adiabatic Vedic multiplier using TSMC0.18μm CMOS process technology In Tanner Tool v13.