抽象的

Design of Double Tail Comparator for High Speed ADC

S.Sivasathya, T.Manikandan

The demand for high speed comparators will increase the efficient operations of ADC architectures. The double tail comparator is a newly proposed that operates with reduced delay in 65-nm CMOS technology with a power supply of 0.248mW and with a clock frequency of 540Mhz.The layout simulation in Microwind software 3.1 confirm the analysis results of double tail comparator. The major objective of the paper aims at analyzing the efficiency of Successive Approximation Register as it is the slowest Analog-to-Digital comparator by implementing the double tail comparator in it. This analysis aims at reducing the delay of SAR.