抽象的

A Low Power and High Speed MPSOC Architecture for Reconfigurable Application

N.Janakiraman,S.J.Udaya Kumar,K.J.Sabarish,S.Vimal Kandan,P.Nirmal Kumar,S.Selvakumar

A multiprocessor system on chip that incorporates all the components inside the chip and used for multiprocessing application. MOLEN is a reconfigurable architecture based on co-operation between a general purpose processor and custom computing unit. MOLEN incorporates an arbitrary number of programmable units exposes the hardware to the programmers and Designers allows them to modify and extend the processor functionality at will. It solves a number of limitations of existing approaches, such as the opcode space explosion, and it requires only a one time extension of the instruction set to incorporate an almost unlimited number of reconfiguration functions per single programming space. For our paper we have done multiple surveys for the development of MOLEN architecture.

免责声明: 此摘要通过人工智能工具翻译,尚未经过审核或验证

索引于

学术钥匙
研究圣经
引用因子
宇宙IF
参考搜索
哈姆达大学
世界科学期刊目录
学者指导
国际创新期刊影响因子(IIJIF)
国际组织研究所 (I2OR)
宇宙

查看更多